A Wide Input Bandwidth 7-bit 300-MSample/s Folding and Current-Mode Interpolating ADC
نویسندگان
چکیده
A 7-bit Nyquist folding and interpolating analog-to-digital converter (ADC) that converts at 300 MSamples/s is presented. Using current-mode signal processing techniques for analog preprocessing and a front-end sample-and-hold, the proposed 7-bit folding and interpolating ADC yields a wide input bandwidth up to 60 MHz with six effective number of bits. The ADC consumes 200 mW from a 3.3-V power supply. The chip occupies 1.2 mm active area, fabricated in 0.35m CMOS.
منابع مشابه
A 7 bit 1 GS/s pipelined folding and interpolating ADC with coarse-stage-free joint encoding
This paper presents a single-channel 1.0-GS/s 7-bit pipelined folding and interpolating analog-to-digital converter (PL-FAIADC) used in ultra wide band (UWB) system. An improved joint encoding method is proposed to eliminate the coarse sub-ADC and reduce the power consumption. Double-diode bootstrapped inter-stage switch is adopted to reach the pipelined working and improve the overall efficien...
متن کاملNanowatt Range Folding-Interpolating ADC Using Subthreshold Source-Coupled Circuits
A very low power mixed-signal design methodology based on subthreshold sourcecoupled circuits is presented, and a nano-Watt range analog-to-digital converter (ADC) circuit based on folding-interpolating topology is proposed as a complete design example. To reduce the power dissipation to sub-μW level, subthreshold source-coupled circuit family has been developed for both analog and digital part...
متن کاملLow Power Coarse Converter for Folding & Interpolating ADC using 0.18μM Technology
Folding and interpolating A/D converters have been shown to be an effective means of digitization of high bandwidth signals at intermediate resolution. The paper focuses on design of low power 3-bit coarse converter for folding and interpolating ADC. The folding amplifier can be used to produce more than one zero-crossing point to reduce required number of comparators. The coarse converter is d...
متن کاملA 2.5V 10b 120 MSample/s CMOS Pipelined ADC with high SFDR
A 10b multibit-per-stage pipelined ADC incorporating merged-capacitor switching (MCS) technique achieves better than 53 dB SNDR at 120 MSample/s and 54 dB SNDR and 68 dB SFDR for input frequencies up to Nyquist at 100 MSample/s. The measured DNL and INL are ±0.40 LSB and ±0.48 LSB, respectively. The ADC fabricated in a 0.25 μm CMOS occupies 3.6 mm active die area and consumes 208 mW under a 2.5...
متن کاملImproving adaptive resolution of analog to digital converters using least squares mean method
This paper presents an adaptive digital resolution improvement method for extrapolating and recursive analog-to-digital converters (ADCs). The presented adaptively enhanced ADC (AE-ADC) digitally estimates the digital equivalent of the input signal by utilizing an adaptive digital filter (ADF). The least mean squares (LMS) algorithm also determines the coefficients of the ADF block. In this sch...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001